PATENT



Docket No.: ACT-280COA

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: 2116

Examiner: Chang, Eric

Serial No.: 10/722,636

Filed: November 25, 2003

In re Application of: Plants et al.

For: DELAY LOCKED LOOP FOR AN FPGA ARCHITECTURE

## Certificate of Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail, in an envelope addressed to Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on 3/14/05,

Signed Kith Monpoon

Krista Thompson

## TRANSMITTAL LETTER

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Enclosed please find a Response to a final Office Action dated January 12, 2005 in connection with the above-identified application.

In the event the patent office charges a fee for filing the above-noted documents, including any fees required under 37 CFR 1.136 for any necessary Extension of Time to make the filing of the attached documents timely, the Assistant Commissioner is hereby authorized to charge or credit the difference to our Deposit Account No. 50-0612. An additional copy of this page is enclosed.

SI

Respectfully submitted,

SIERRA PATENT GROUP, LTD.

Dated: March 14, 2005

Sierra Patent Group, Ltd. P.O. Box 6149 Stateline, NV 89449 (775) 586-9500 fax (775) 586-9550 Timothy A. Brisson Reg. No. 44,046